5810-F

Bimos II 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS

UCN5810AF 18 OUT 9 OUT 10 SERIAL DATA OUT LATCHES V_{BB} 15 LOAD SUPPLY CLOCK 4 REGISTER 14 SERIAL DATA IN GROUND REGISTER LOGIC 6 BLNK 13 BLANKING 12 OUT₁ STROBE 7 11 OUT₂ OUT₄ 9 OUT₃

Dwg. PP-029

ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

Logic Supply Voltage, V _{DD} 15	٧
Driver Supply Voltage, V _{BB} 60	٧
Continuous Output Current Range,	
	_

I_{OUT}......-40 mA to +15 mA Input Voltage Range,

 V_{IN} **-0.3 V to V**_{DD} **+ 0.3 V** Package Power Dissipation, P_D

Operating Temperature Range,

T_A **-20°C to +85°C** Storage Temperature Range,

*Derate linearly to 0 W at +150°C.

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Note that the UCN5810AF (dual in-line package) and UCN5810LWF (small-outline IC package) are electrically identical and share a common pin number assignment.

The UCN5810AF, UCN5810EPF, and UCN5810LWF combine a 10-bit CMOS shift register and accompanying data latches, control circuitry, bipolar sourcing outputs with DMOS active pull-downs. Designed primarily to drive vacuum-fluorescent displays, the 60 V and -40 mA output ratings also allow these devices to be used in many other peripheral power driver applications. The UCN5810AF/EPF/LWF feature reduced supply requirements (active DMOS pull-downs) and lower saturation voltages when compared with the original UCN5810A.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V logic supply, serial-data input rates are typically over 5 MHz, with significantly higher speeds obtainable at 12 V. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

A CMOS serial data output enables cascade connections in applications requiring additional drive lines. Similar devices are available as the UCN5811A (12 bits), UCN5812AF/EPF (20 bits), and UCN5818AF/EPF (32 bits).

The UCN5810AF/EPF/LWF output source drivers are NPN Darlingtons capable of sourcing up to 40 mA. The DMOS active pull-downs are capable of sinking up to 15 mA. For inter-digit blanking, all of the output drivers can be disabled and the DMOS sink drivers turned on by the BLANKING input high.

The UCN5810AF is furnished in an 18-pin dual in-line plastic package. The UCN5810EPF is furnished in a 20-lead plastic chip carrier. The UCN5810LWF is furnished in a wide-body, small-outline plastic package (SOIC) with gull-wing leads and 0.300" lead row spacing. Copper lead frames, reduced supply current requirements, and lower output saturation voltages allow all devices to source 25 mA from all outputs continuously, over the entire operating temperature range. All devices are also available for operation between -40°C and +85°C. To order, change the prefix from 'UCN' to 'UCQ'.

FEATURES


- High-Speed Source Drivers
- 60 V Minimum Output Breakdown
- Improved Replacements for TL4810B
- Low Output Saturation Voltages
- Low-Power CMOS Logic and Latches
- To 3.3 MHz Data Input Rate
- Active DMOS Pull-Downs

Always order by complete part number, e.g., UCN5810AF.




5810-F 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS

UCN5810EPF




FUNCTIONAL BLOCK DIAGRAM LOGIC SUPPLY CLOCK O SERIAL SERIAL DATA OUT SERIAL-PARALLEL SHIFT REGISTER DATA IN STROBE O LATCHES BLANKING O MOS BIPOLAR LOAD GROUND $\operatorname{OUT}_1 \operatorname{OUT}_2 \operatorname{OUT}_3$ OUT_N Dwg. FP-013-1

UCN5810LWF



Dwg. PP-029-1

TYPICAL INPUT CIRCUIT




Dwg. EP-010-4A

SURFIX W. R. SURFIX W. SURFIX

Dwg. GP-024A

TYPICAL OUTPUT DRIVER






5810-F 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS

ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{BB} = 60 V unless otherwise noted.

			Limits @ V _{DD} = 5 V			Limits			
Characteristic	Symbol	Test Conditions	MIn.	Тур.	Max.	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	V _{OUT} = 0 V, T _A = +70°C	_	-5.0	-15	_	-5.0	-15	μА
Output Voltage	V _{OUT(1)}	I _{OUT} = -25 mA	58	58.5	_	58	58.5	_	V
	V _{OUT(0)}	I _{OUT} = 1 mA	_	1.0	1.5	_	_	_	V
		I _{OUT} = 2 mA	_	_	_	_	1.0	1.5	V
Output Pull-Down Current	I _{OUT(0)}	V _{OUT} = 5 V to V _{BB}	2.0	3.5	_	_	_	_	mA
		V _{OUT} = 20 V to V _{BB}	_	_	_	8.0	13	_	mA
Input Voltage	V _{IN(1)}		3.5	_	5.3	10.5	_	12.3	V
	V _{IN(0)}		-0.3	_	+0.8	-0.3	_	+0.8	V
Input Current	I _{IN(1)}	$V_{IN} = V_{DD}$	_	_	100	_	_	240	μΑ
	I _{IN(0)}	V _{IN} = 0.8 V	_	-0.05	-0.5	_	-0.1	-1.0	μΑ
Serial Data Output Voltage	V _{OUT(1)}	I _{OUT} = -200 μA	4.5	4.7	_	11.7	11.8	_	V
	V _{OUT(0)}	I _{OUT} = 200 μA	_	200	250	_	100	200	mV
Maximum Clock Frequency	f _{clk}		3.3	5.0	_	_	7.5	_	MHz
Supply Current	I _{DD(1)}	All Outputs High	_	100	300	_	200	500	μΑ
	I _{DD(0)}	All Outputs Low	_	100	300	_	200	500	μΑ
	I _{BB(1)}	Outputs High, No Load	_	0.7	2.0	_	0.7	2.0	mA
	I _{BB(0)}	Outputs Low	_	10	100	_	10	100	μΑ
Blanking to Output Delay	t _{PHL}	C _L = 30 pF, 50% to 50%	_	2000	_	_	1000	_	ns
	t _{PLH}	C _L = 30 pF, 50% to 50%	_	1000	_	_	850	_	ns
Output Fall Time	t _f	C _L = 30 pF, 90% to 10%	_	1450	_	_	650	_	ns
Output Rise Time	t _r	C _L = 30 pF, 10% to 90%	_	650	_	_	700	_	ns

Negative current is defined as coming out of (sourcing) the specified device terminal.

5810-F 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS



Dwg. No. A-12,649A

TIMING CONDITIONS

 $(T_A = +25^{\circ}C, V_{DD} = 5.0 \text{ V}, \text{Logic Levels are } V_{DD} \text{ and Ground})$

 Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON. The information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

TRUTH TABLE


Serial	l	ı	hift	Regi	ister	Conte	ents	Serial			Lat	ch (Cont	ents				0	utpu	ıt C	onten	its
Data Input	Clock Input	ı	l ₂	I ₃		I _{N-1}	I _N	Data Output	Strobe Input	I ₁	l ₂	l ₃		I _{N-1}	I _N	Blanking	I ₁	l ₂	I ₃		I _{N-1}	I _N
Н		Н	R ₁	R ₂		R _{N-2}	R _{N-1}	R _{N-1}														
L	7	L	R ₁	R ₂		R _{N-2}	R _{N-1}	R _{N-1}														
Х	l	R_1	R_2	R_3		R _{N-1}	R_N	R _N														
		Х	Χ	Χ		Χ	Χ	X	L	R ₁	R_2	R_3		R _{N-1}	R_{N}							
		P ₁	P ₂	P ₃		P _{N-1}	P_{N}	P _N	Н	P ₁	P ₂	P ₃		P _{N-1}	P _N	L	P ₁	P	₂ P ₃		P _{N-1}	P _N
										Х	Χ	Χ		Χ	Χ	Н	L	L	L		L	L

 $L = Low\ Logic\ Level \quad H = High\ Logic\ Level \quad X = Irrelevant \quad P = Present\ State \quad R = Previous\ State$




UCN5810AF

Dimensions in Inches



Dimensions in Millimeters (Based on 1" = 25.4 mm)




NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- Lead spacing tolerance is non-cumulative.
 Lead thickness is measured at seating plane or below.


UCN5810EPF

Dimensions in Inches



Dwg. MA-005-20A in

Dimensions in Millimeters (Based on 1" = 2.54 mm)



Dwg. MA-005-20A mm


NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.


2. Lead spacing tolerance is non-cumulative.




UCN5810LWF

Dimensions in Inches (Based on 1 mm = 0.03937")










Dwg. MA-008-18A in

Dimensions in Millimeters







Dwg. MA-008-18A mm

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

2. Lead spacing tolerance is non-cumulative.

Bimos II (Series 5800) & Dabic IV (Series 6800) INTELLIGENT POWER INTERFACE DRIVERS SELECTION GUIDE

Function	Output F	Part Number †							
ERIAL-INPUT LATCHED DRIVERS									
8-Bit (saturated drivers)	-120 mA	50 V‡	5895						
8-Bit	350 mA	50 V	5821						
8-Bit	350 mA	50 V‡	5841						
8-Bit	350 mA	80 V‡	5842						
9-Bit	1.6 A	50 V	5829						
10-Bit (active pull-downs)	-25 mA	60 V	5810-F						
12-Bit (active pull-downs)	-25 mA	60 V	5811						
20-Bit (active pull-downs)	-25 mA	60 V	5812-F						
32-Bit (active pull-downs)	-25 mA	60 V	5818-F						
32-Bit	100 mA	30 V	5833						
32-Bit (saturated drivers)	100 mA	40 V	5832						
RALLEL-INPUT LATCHED DRIVERS									
4-Bit	350 mA	50 V‡	5800						
8-Bit	-25 mA	60 V	5815						
8-Bit	350 mA	50 V‡	5801						
ECIAL-PURPOSE FUNCTIONS									
Unipolar Stepper Motor Translator/Driver	1.25 A	50 V‡	5804						
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817						

Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits.
 Negative current is defined as coming out of (sourcing) the output.

- † Complete part number includes additional characters to indicate operating temperature range and package style.
- ‡ Internal transient-suppression diodes included for inductive-load protection.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. Components made under military approvals will be in accordance with the approval requirements.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

