


# 5810-F

## ***BiMOS II 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS***



Dwg. PP-029

### **ABSOLUTE MAXIMUM RATINGS at $T_A = 25^\circ\text{C}$**

|                                                       |                                              |
|-------------------------------------------------------|----------------------------------------------|
| Logic Supply Voltage, $V_{DD}$ .....                  | <b>15 V</b>                                  |
| Driver Supply Voltage, $V_{BB}$ .....                 | <b>60 V</b>                                  |
| Continuous Output Current Range,<br>$I_{OUT}$ .....   | <b>-40 mA to +15 mA</b>                      |
| Input Voltage Range,<br>$V_{IN}$ .....                | <b>-0.3 V to <math>V_{DD} + 0.3</math> V</b> |
| Package Power Dissipation, $P_D$<br>(UCN5810AF) ..... | <b>2.27 W*</b>                               |
| (UCN5810EPF) .....                                    | <b>1.78 W*</b>                               |
| (UCN5810LWF) .....                                    | <b>1.56 W*</b>                               |
| Operating Temperature Range,<br>$T_A$ .....           | <b>-20°C to +85°C</b>                        |
| Storage Temperature Range,<br>$T_S$ .....             | <b>-55°C to +150°C</b>                       |

\*Derate linearly to 0 W at +150°C.

*Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.*

Note that the UCN5810AF (dual in-line package) and UCN5810LWF (small-outline IC package) are electrically identical and share a common pin number assignment.

The UCN5810AF, UCN5810EPF, and UCN5810LWF combine a 10-bit CMOS shift register and accompanying data latches, control circuitry, bipolar sourcing outputs with DMOS active pull-downs. Designed primarily to drive vacuum-fluorescent displays, the 60 V and -40 mA output ratings also allow these devices to be used in many other peripheral power driver applications. The UCN5810AF/EPF/LWF feature reduced supply requirements (active DMOS pull-downs) and lower saturation voltages when compared with the original UCN5810A.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V logic supply, serial-data input rates are typically over 5 MHz, with significantly higher speeds obtainable at 12 V. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

A CMOS serial data output enables cascade connections in applications requiring additional drive lines. Similar devices are available as the UCN5811A (12 bits), UCN5812AF/EPF (20 bits), and UCN5818AF/EPF (32 bits).

The UCN5810AF/EPF/LWF output source drivers are NPN Darlington transistors capable of sourcing up to 40 mA. The DMOS active pull-downs are capable of sinking up to 15 mA. For inter-digit blanking, all of the output drivers can be disabled and the DMOS sink drivers turned on by the BLANKING input high.

The UCN5810AF is furnished in an 18-pin dual in-line plastic package. The UCN5810EPF is furnished in a 20-lead plastic chip carrier. The UCN5810LWF is furnished in a wide-body, small-outline plastic package (SOIC) with gull-wing leads and 0.300" lead row spacing. Copper lead frames, reduced supply current requirements, and lower output saturation voltages allow all devices to source 25 mA from all outputs continuously, over the entire operating temperature range. All devices are also available for operation between -40°C and +85°C. To order, change the prefix from 'UCN' to 'UCQ'.

### **FEATURES**


- High-Speed Source Drivers
- 60 V Minimum Output Breakdown
- Improved Replacements for TL4810B
- Low Output Saturation Voltages
- Low-Power CMOS Logic and Latches
- To 3.3 MHz Data Input Rate
- Active DMOS Pull-Downs

Always order by complete part number, e.g., **UCN5810AF**.

# 5810-F


## 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS

### UCN5810EPF




Dwg. PP-059

### UCN5810LWF




Dwg. PP-029-1

### FUNCTIONAL BLOCK DIAGRAM




Dwg. FP-013-1

### TYPICAL INPUT CIRCUIT




Dwg. EP-010-4A

### TYPICAL OUTPUT DRIVER



Dwg. No. A-14,219



Dwg. GP-024A



# 5810-F

## 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS


**ELECTRICAL CHARACTERISTICS at  $T_A = +25^\circ\text{C}$ ,  $V_{BB} = 60\text{ V}$  unless otherwise noted.**

| Characteristic             | Symbol       | Test Conditions                                    | Limits @ $V_{DD} = 5\text{ V}$ |       |      | Limits @ $V_{DD} = 12\text{ V}$ |      |      | Units         |
|----------------------------|--------------|----------------------------------------------------|--------------------------------|-------|------|---------------------------------|------|------|---------------|
|                            |              |                                                    | Min.                           | Typ.  | Max. | Min.                            | Typ. | Max. |               |
| Output Leakage Current     | $I_{CEX}$    | $V_{OUT} = 0\text{ V}$ , $T_A = +70^\circ\text{C}$ | —                              | -5.0  | -15  | —                               | -5.0 | -15  | $\mu\text{A}$ |
| Output Voltage             | $V_{OUT(1)}$ | $I_{OUT} = -25\text{ mA}$                          | 58                             | 58.5  | —    | 58                              | 58.5 | —    | V             |
|                            | $V_{OUT(0)}$ | $I_{OUT} = 1\text{ mA}$                            | —                              | 1.0   | 1.5  | —                               | —    | —    | V             |
|                            |              | $I_{OUT} = 2\text{ mA}$                            | —                              | —     | —    | —                               | 1.0  | 1.5  | V             |
| Output Pull-Down Current   | $I_{OUT(0)}$ | $V_{OUT} = 5\text{ V to }V_{BB}$                   | 2.0                            | 3.5   | —    | —                               | —    | —    | mA            |
|                            |              | $V_{OUT} = 20\text{ V to }V_{BB}$                  | —                              | —     | —    | 8.0                             | 13   | —    | mA            |
| Input Voltage              | $V_{IN(1)}$  |                                                    | 3.5                            | —     | 5.3  | 10.5                            | —    | 12.3 | V             |
|                            | $V_{IN(0)}$  |                                                    | -0.3                           | —     | +0.8 | -0.3                            | —    | +0.8 | V             |
| Input Current              | $I_{IN(1)}$  | $V_{IN} = V_{DD}$                                  | —                              | —     | 100  | —                               | —    | 240  | $\mu\text{A}$ |
|                            | $I_{IN(0)}$  | $V_{IN} = 0.8\text{ V}$                            | —                              | -0.05 | -0.5 | —                               | -0.1 | -1.0 | $\mu\text{A}$ |
| Serial Data Output Voltage | $V_{OUT(1)}$ | $I_{OUT} = -200\ \mu\text{A}$                      | 4.5                            | 4.7   | —    | 11.7                            | 11.8 | —    | V             |
|                            | $V_{OUT(0)}$ | $I_{OUT} = 200\ \mu\text{A}$                       | —                              | 200   | 250  | —                               | 100  | 200  | mV            |
| Maximum Clock Frequency    | $f_{clk}$    |                                                    | 3.3                            | 5.0   | —    | —                               | 7.5  | —    | MHz           |
| Supply Current             | $I_{DD(1)}$  | All Outputs High                                   | —                              | 100   | 300  | —                               | 200  | 500  | $\mu\text{A}$ |
|                            | $I_{DD(0)}$  | All Outputs Low                                    | —                              | 100   | 300  | —                               | 200  | 500  | $\mu\text{A}$ |
|                            | $I_{BB(1)}$  | Outputs High, No Load                              | —                              | 0.7   | 2.0  | —                               | 0.7  | 2.0  | mA            |
|                            | $I_{BB(0)}$  | Outputs Low                                        | —                              | 10    | 100  | —                               | 10   | 100  | $\mu\text{A}$ |
| Blanking to Output Delay   | $t_{PHL}$    | $C_L = 30\text{ pF}$ , 50% to 50%                  | —                              | 2000  | —    | —                               | 1000 | —    | ns            |
|                            | $t_{PLH}$    | $C_L = 30\text{ pF}$ , 50% to 50%                  | —                              | 1000  | —    | —                               | 850  | —    | ns            |
| Output Fall Time           | $t_f$        | $C_L = 30\text{ pF}$ , 90% to 10%                  | —                              | 1450  | —    | —                               | 650  | —    | ns            |
| Output Rise Time           | $t_r$        | $C_L = 30\text{ pF}$ , 10% to 90%                  | —                              | 650   | —    | —                               | 700  | —    | ns            |

Negative current is defined as coming out of (sourcing) the specified device terminal.

# 5810-F

## 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS



Dwg. No. A-12,649A

### TIMING CONDITIONS

( $T_A = +25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{ V}$ , Logic Levels are  $V_{DD}$  and Ground)

- A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) ..... **75 ns**
- B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ..... **75 ns**
- C. Minimum Data Pulse Width ..... **150 ns**
- D. Minimum Clock Pulse Width ..... **150 ns**
- E. Minimum Time Between Clock Activation and Strobe ..... **300 ns**
- F. Minimum Strobe Pulse Width ..... **100 ns**
- G. Typical Time Between Strobe Activation and Output Transition ..... **500 ns**

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON. The information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

### TRUTH TABLE

| Serial Data Input | Clock Input | Shift Register Contents |                |                |     |                  |                  | Serial Data Output | Strobe Input | Latch Contents |                |                |     |                  |                | Blanking | Output Contents |                |                |     |                  |                |
|-------------------|-------------|-------------------------|----------------|----------------|-----|------------------|------------------|--------------------|--------------|----------------|----------------|----------------|-----|------------------|----------------|----------|-----------------|----------------|----------------|-----|------------------|----------------|
|                   |             | I <sub>1</sub>          | I <sub>2</sub> | I <sub>3</sub> | ... | I <sub>N-1</sub> | I <sub>N</sub>   |                    |              | I <sub>1</sub> | I <sub>2</sub> | I <sub>3</sub> | ... | I <sub>N-1</sub> | I <sub>N</sub> |          | I <sub>1</sub>  | I <sub>2</sub> | I <sub>3</sub> | ... | I <sub>N-1</sub> | I <sub>N</sub> |
| H                 | ┌           | H                       | R <sub>1</sub> | R <sub>2</sub> | ... | R <sub>N-2</sub> | R <sub>N-1</sub> | R <sub>N-1</sub>   |              |                |                |                |     |                  |                |          |                 |                |                |     |                  |                |
| L                 | ┐           | L                       | R <sub>1</sub> | R <sub>2</sub> | ... | R <sub>N-2</sub> | R <sub>N-1</sub> | R <sub>N-1</sub>   |              |                |                |                |     |                  |                |          |                 |                |                |     |                  |                |
| X                 | ┐           | R <sub>1</sub>          | R <sub>2</sub> | R <sub>3</sub> | ... | R <sub>N-1</sub> | R <sub>N</sub>   | R <sub>N</sub>     |              |                |                |                |     |                  |                |          |                 |                |                |     |                  |                |
|                   |             | X                       | X              | X              | ... | X                | X                | X                  | L            | R <sub>1</sub> | R <sub>2</sub> | R <sub>3</sub> | ... | R <sub>N-1</sub> | R <sub>N</sub> |          |                 |                |                |     |                  |                |
|                   |             | P <sub>1</sub>          | P <sub>2</sub> | P <sub>3</sub> | ... | P <sub>N-1</sub> | P <sub>N</sub>   | P <sub>N</sub>     | H            | P <sub>1</sub> | P <sub>2</sub> | P <sub>3</sub> | ... | P <sub>N-1</sub> | P <sub>N</sub> | L        |                 |                |                |     |                  |                |
|                   |             |                         |                |                |     |                  |                  |                    |              | X              | X              | X              | ... | X                | X              | H        | L               | L              | L              | ... | L                | L              |

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State




# 5810-F


## 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS

### UCN5810AF

#### Dimensions in Inches



#### Dimensions in Millimeters (Based on 1" = 25.4 mm)




- NOTES:
- Exact body and lead configuration at vendor's option within limits shown.
  - Lead spacing tolerance is non-cumulative.
  - Lead thickness is measured at seating plane or below.

# 5810-F

## 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS


### UCN5810EPF

#### Dimensions in Inches



Dwg. MA-005-20A in

#### Dimensions in Millimeters (Based on 1" = 2.54 mm)



Dwg. MA-005-20A mm

- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.  
2. Lead spacing tolerance is non-cumulative.




115 Northeast Cutoff, Box 15036  
Worcester, Massachusetts 01615-0036 (508) 853-5000

# 5810-F


## 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS

### UCN5810LWF

**Dimensions in Inches**  
(Based on 1 mm = 0.03937")



**Dimensions in Millimeters**



- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.  
2. Lead spacing tolerance is non-cumulative.

**5810-F**  
**10-BIT SERIAL-INPUT,**  
**LATCHED SOURCE DRIVERS**  
**WITH ACTIVE-DMOS PULL-DOWNS**

***BiMOS II (Series 5800) & DABiC IV (Series 6800)***  
**INTELLIGENT POWER INTERFACE DRIVERS**  
**SELECTION GUIDE**

| Function | Output Ratings * | Part Number † |
|----------|------------------|---------------|
|----------|------------------|---------------|

**SERIAL-INPUT LATCHED DRIVERS**

|                            |                  |        |
|----------------------------|------------------|--------|
| 8-Bit (saturated drivers)  | -120 mA    50 V‡ | 5895   |
| 8-Bit                      | 350 mA    50 V   | 5821   |
| 8-Bit                      | 350 mA    50 V‡  | 5841   |
| 8-Bit                      | 350 mA    80 V‡  | 5842   |
| 9-Bit                      | 1.6 A    50 V    | 5829   |
| 10-Bit (active pull-downs) | -25 mA    60 V   | 5810-F |
| 12-Bit (active pull-downs) | -25 mA    60 V   | 5811   |
| 20-Bit (active pull-downs) | -25 mA    60 V   | 5812-F |
| 32-Bit (active pull-downs) | -25 mA    60 V   | 5818-F |
| 32-Bit                     | 100 mA    30 V   | 5833   |
| 32-Bit (saturated drivers) | 100 mA    40 V   | 5832   |

**PARALLEL-INPUT LATCHED DRIVERS**

|       |                 |      |
|-------|-----------------|------|
| 4-Bit | 350 mA    50 V‡ | 5800 |
| 8-Bit | -25 mA    60 V  | 5815 |
| 8-Bit | 350 mA    50 V‡ | 5801 |

**SPECIAL-PURPOSE FUNCTIONS**

|                                          |                 |      |
|------------------------------------------|-----------------|------|
| Unipolar Stepper Motor Translator/Driver | 1.25 A    50 V‡ | 5804 |
| Addressable 28-Line Decoder/Driver       | 450 mA    30 V  | 6817 |

\* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

† Complete part number includes additional characters to indicate operating temperature range and package style.

‡ Internal transient-suppression diodes included for inductive-load protection.

*Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. Components made under military approvals will be in accordance with the approval requirements.*

*The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.*

