DATA SHEET

PCA8550

4-bit 1-of-2 I^{2}C multiplexer

Product specification

1997 Aug 04

PHILIPS

PHILIPS

4-bit 1-of-2 I^{2}C multiplexer   PCA8550

FEATURES

- 4-bit 1-of-2 multiplexer

- 5-bit internal non-volatile register

- Internal non-volatile register programmable and readable via I^{2}C bus

- Override input forces all outputs to logic 0

- Write-protect pin enables/disables I^{2}C writes to non-volatile register

- 2.5V multiplexed outputs

- 3.3V non-multiplexed output

- 5V tolerant inputs

- Useful for 'jumperless' configuration of PC motherboards

- Designed for use in Pentium II™ systems (Pentium II is a registered trademark of Intel Corporation)

PIN CONFIGURATION

i^{2}C SCL	1	16	V$_{CC}$
I^{2}C SDA	2	15	WP
OVERRIDE#	3	14	NON_MUXED_OUT
MUX_IN A	4	13	MUX_SELECT
MUX_IN B	5	12	MUX_OUT A
MUX_IN C	6	11	MUX_OUT B
MUX_IN D	7	10	MUX_OUT C
GND	8	9	MUX_OUT D

SW00216

DESCRIPTION

The primary function of the 4-bit 1-of-2 I^{2}C multiplexer is to select either a 4-bit input or data from a non-volatile register and drive this value onto the output pins. One additional non-multiplexed register output is also provided. The non-multiplexed output is latched to prevent output value changes during I^{2}C writes to the non-volatile register. A write protect input is provided to enable/disable the ability to write to the non-volatile register. An "override" input feature forces all outputs to logic 0.

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DRAWING NUMBER
16-Pin Plastic SO	0°C to +70°C	PCA8550D	PCA8550D	SOT109-1
16-Pin Plastic SSOP	0°C to +70°C	PCA8550DB	PCA8550DB	SOT338-1
16-Pin Plastic TSSOP	0°C to +70°C	PCA8550PW	PCA8550PW DH	SOT403-1

FUNCTIONAL DESCRIPTION

When the MUX_SELECT signal is logic 0, the multiplexer will select the data from the non-volatile register to drive on the MUX_OUT pins. When the MUX_SELECT signal is logic 1, the multiplexer will select the MUX_IN lines to drive on the MUX_OUT pins. The MUX_SELECT signal is also used to latch the NON_MUXED_OUT signal which outputs data from the non-volatile register. The NON_MUXED_OUT signal latch is transparent when MUX_SELECT is in a logic 0 state, and will latch data when MUX_SELECT is in a logic 1 state. When the active-LOW OVERRIDE# signal is set to logic 0 and the MUX_SELECT signal is at a logic 0, all outputs will be driven to logic 0. This information is summarized in Table 1.

The write protect (WP) input is used to control the ability to write the contents of the 5-bit non-volatile register. If the WP signal is logic 0, the I^{2}C bus will be able to write the contents of the non-volatile register. If the WP signal is logic 1, data will not be allowed to be written into the non-volatile register.

The factory default for the contents of the non-volatile register are all logic 0. These stored values can be read or written using the I^{2}C bus (described in the next section).

The OVERRIDE#, WP, MUX_IN, and MUX_SELECT signals have internal pullup resistors. See the DC and AC Characteristics for hysteresis and signal spike suppression figures.

4-bit 1-of-2 I^{2}C multiplexer

PCA8550

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	I^{2}C SCL	I^{2}C bus clock
2	I^{2}C SDA	Bi-directional I^{2}C bus data
3	OVERRIDE#	Forces all outputs to logic 0
4	MUX_IN A	External inputs to multiplexer
5	MUX_IN B	
6	MUX_IN C	
7	MUX_IN D	
8	GND	Common ground voltage rail
9	MUX_OUT D	2.5V multiplexed output
10	MUX_OUT C	
11	MUX_OUT B	
12	MUX_OUT A	
13	MUX_SELECT	Selects MUX_IN inputs or register contents for MUX_OUT outputs
14	NON_MUXED_OUT	TTL-level output from non-volatile memory
15	WP	Non-volatile register write-protect
16	V$_{CC}$	Positive voltage rail

FUNCTION TABLE

Table 1. Function table

OVERRIDE #	MUX_SELECT	MUX_OUT OUTPUTS	NON_MUXED_OUT OUTPUT
0	0	All 0's	All 0's
0	1	MUX_IN inputs	Latched NON_MUXED_OUT[1]
1	0	From non-volatile register	From non-volatile register
1	1	MUX_IN inputs	From non-volatile register

NOTE
1. Latched NON_MIXED_OUT state will be the value present on the NON_MUXED_OUT output at the time of the MUX_SELECT input transitioned from a logic 0 to a logic 1 state.

I^{2}C Interface

Communicating with this device is initiated by sending a valid address on the I^{2}C bus. The address format (see FIgure 1) is a fixed unique 7-bit value followed by a 1-bit read/write value which determines the direction of the data transfer.

MSB							LSB
1	0	0	1	1	1	0	R/W#

SW00218

Figure 1. I^{2}C Address Byte

Following the address and acknowledge bit are 8 data bits which, depending on the read/write bit in the address, will read data from or write data to the non-volatile register. Data will be written to the register if the read/write bit is logic 0 and the WP input is logic 0. Data will be read from the register if the bit is logic 1. The three high-order bits (see FIgure 2) are logic 0. The next bit is data which is non-multiplexed. The low four bits are the data which will be multiplexed. A write with any of the first three bits non-zero will be aborted.

NOTE:
1. To ensure data integrity, the non-volatile register must be internally write protected when V$_{CC}$ to the I^{2}C bus is powered down or V$_{CC}$ to the component is dropped below normal operating levels.

4-bit 1-of-2 I²C multiplexer

PCA8550

Figure 2. I²C Data Byte

BLOCK DIAGRAM

4-bit 1-of-2 I^2C multiplexer

PCA8550

ABSOLUTE MAXIMUM RATINGS[1, 2]

In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		−0.5 to +4.6	V
V_I	DC input voltage	Note 3	−1.5 to V_{CC} +1.5	V
V_{OUT}	DC output voltage	Note 3	−0.5 to V_{CC} +0.5	V
T_{stg}	Storage temperature range		−60 to +150	°C

NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
V_{CC}	DC supply voltage		3.0	3.6	V
SCL, SDA	V_{IL} V_{IH} V_{OL}	I_{OL}= 3mA	−0.5 2.7	0.9 4.0 0.4	V
OVERRIDE#, MUX_IN, MUX_SELECT	V_{IL} V_{IH}		−0.5 2.0	0.8 4.0	V
MUX_OUT, NON_MUXED_OUT	I_{OL} I_{OH}			2.0 −2.0	mA
dt/dv	Input transition rise or fall time		0	10	ns/V
T_A	Operating temperature		0	70	°C

4-bit 1-of-2 I^{2}C multiplexer

PCA8550

DC CHARACTERISTICS

SYMBOL	PARAMETER	LIMITS Temp = 0°C to +70°C 3.0V < V$_{CC}$ ≤ 3.6V		UNIT
		MIN	MAX	
SCL, SDA	V$_{OL}$ I$_{OL}$ (V$_{OL}$ = 0.4V) I$_{OL}$ (V$_{OL}$ = 0.6V) I$_{IL}$ (V$_{IL}$ = 0.4V) I$_{IH}$ (V$_{IH}$ = 2.4V) V$_{HYS}$[1]	0 −7 −1.5 0.19	0.6 3.0 6.0 −32 −12	V mA mA μA μA V
OVERRIDE#, WP, MUX_SELECT	I$_{IL}$ I$_{IH}$	−86 −20	−267 −100	μA
MUX A ⇒ D	I$_{IL}$ (V$_{IL}$ = 0.4V) I$_{IH}$ (V$_{IH}$ = 2.4V)	−0.72 −0.166	−2.0 −0.75	mA
MUX_OUT	V$_{OL}$ (I$_{OL}$ = 100μA) V$_{OL}$ (I$_{OL}$ = 2.0mA) V$_{OH}$ (I$_{OH}$ = −100μA) V$_{OH}$ (I$_{OH}$ = −1.0mA)	−0.3 −0.3 2.0 1.7	0.4 0.7 2.625 2.625	V
NON_MUXED_OUT	V$_{OL}$ (I$_{OL}$ = 100μA) V$_{OL}$ (I$_{OL}$ = 2.0mA) V$_{OH}$ (I$_{OH}$ = −100μA) V$_{OH}$ (I$_{OH}$ = −2.0mA)	−0.5 −0.5 2.4 2.0	0.4 0.7 3.6 3.6	V
I$_{CC}$	Quiescent supply current (V$_{CC}$ = 3.3V) V$_I$ = 0V to V$_{CC}$		10	mA
I$_{CC}$	Quiescent supply current V$_I$ = V$_{CC}$		500	μA
C$_{IN}$	All inputs		10	pF
	ESD protection	2.0		KV
	Input diode clamp voltage	−1.5		V

NOTES:
1. V$_{HYS}$ is the hysteresis of Schmitt-Trigger inputs
2. Human body model

NON-VOLATILE STORAGE SPECIFICATIONS

Parameter	Specification
Memory cell data retention	10 years min
Number of memory cell write cycles	1,000 cycles min

4-bit 1-of-2 I²C multiplexer

PCA8550

AC CHARACTERISTICS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
T_{MPD}	Mux input to output propagation delay		20.0	ns
T_{SOV}	MUX_SELECT to output valid		22	ns
T_{OVN}	OVERRIDE# to NON_MUX output delay		15.0	ns
T_{OVM}	OVERRIDE# to mux output delay		25.0	ns
T_R	Output rise time	1.0	3.0	ns/V
T_F	Output fall time	1.0	3.0	ns/V
C_L	Test load capacitance on Muxed/Non-Muxed outputs		15	pF
	I²C BUS			
f_{SCL}	I²C clock frequency	10	400	KHz
T_{SCH}	I²C clock high time	600		ns
T_{SCL}	I²C clock low time	1.3		ns
T_{DSP}	I²C data spike time	0	50	ns
T_{SDS}	I²C data setup time	100		ns
T_{SDH}	I²C data hold time	0		ns
T_{ICR}	I²C input rise time (10–400pF bus)	20	300	ns
T_{ICF}	I²C input fall time (10–400pF bus)	20	300	ns
T_{BUF}	I²C bus free time between start and stop	1.3		ns
T_{STS}	I²C repeated start condition setup	600		ns
T_{STH}	I²C repeated start condition hold	600		ns
T_{SPS}	I²C stop condition setup	600		ns
C_B	I²C bus capacitive load		400	pF
T_W	Write cycle time[1]	TYPICAL = 15		ms

NOTE:
1. WRITE CYCLE time can only be measured indirectly during write cycle. The device will not acknowledge its I²C address.

AC WAVEFORMS
$V_M = 1.5V$ at $V_{CC} \geq 2.7V$; $V_M = 0.5 V_{CC}$ at $V_{CC} < 2.7V$.
V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.
$V_X = V_{OL} + 0.3V$ at $V_{CC} \geq 2.7V$; $V_X = V_{OL} + 0.1 V_{CC}$ at $V_{CC} < 2.7V$
$V_Y = V_{OH} - 0.3V$ at $V_{CC} \geq 2.7V$; $V_Y = V_{OH} - 0.1 V_{CC}$ at $V_{CC} < 2.7V$

4-bit 1-of-2 I^{2}C multiplexer

PCA8550

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1

0   2.5   5 mm
scale

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A$_1$	A$_2$	A$_3$	b$_p$	c	D$^{(1)}$	E$^{(1)}$	e	H$_E$	L	L$_p$	Q	v	w	y	Z$^{(1)}$	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.0098 0.0039	0.057 0.049	0.01	0.019 0.014	0.0098 0.0075	0.39 0.38	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT109-1	076E07S	MS-012AC				~~91-08-13~~ 95-01-23

4-bit 1-of-2 I²C multiplexer

PCA8550

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A₁	A₂	A₃	b_p	c	D[1]	E[1]	e	H_E	L	L_p	Q	v	w	y	Z[1]	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT338-1		MO-150AC				94-01-14 95-02-04

4-bit 1-of-2 I²C multiplexer

PCA8550

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A₁	A₂	A₃	b_p	c	D (1)	E (2)	e	H_E	L	L_p	Q	v	w	y	Z (1)	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT403-1		MO-153				~~94-07-12~~ 95-04-04

DEFINITIONS

Data Sheet Identification	Product Status	Definition
Objective Specification	**Formative or in Design**	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	**Preproduction Product**	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	**Full Production**	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Let's make things better.

Philips
Semiconductors

PHILIPS