

## PCN/PCS DELTA MODULATION CODEC

### FEATURES


- Single Chip Full Duplex CVSD CODEC
- On-chip Input & Output Filters
- Programmable Sampling Clocks
- 3- or 4-bit Companding Algorithm
- Powersave Capabilities
- Low Power, Single 5V CMOS

### APPLICATIONS

- Digital PCN/PCS System
- Digital Cordless Phones
- Digital Delay Lines
- Digital Voice Storage
- Multiplexers, Switches & Phones
- Time Domain Scramblers

### Description

The MX609 is a Continuously Variable Slope Delta Modulation (CVSD) Codec designed for use in cordless telephones. The device is suitable for applications in delta multiplexers, switches and phones. Encoder input



and decoder output switched capacitor filters are incorporated on-chip.

Sampling clock rates can be programmed to 16, 32 or 64K bits/second from an internal clock generator or externally injected in the 8 to 64K bits/second range. The internal clocks are derived from an on-chip reference oscillator driven by an externally connected crystal. The sampling clock frequency is output for the synchronization of external circuits.

The encoder has an enable function for use in multiplexer applications. When not enabled the encoder output remains in a high-impedance "tri-state" mode.

Companding circuits may be operated with an externally selectable 3- or 4-bit algorithm. The device may be put in standby mode when Powersave is selected.

The MX609 is a low-power 5V CMOS device. It is available in PDIP, CDIP, PLCC and SOIC packages.




Figure 1 - Internal Block Diagram

PIN FUNCTION CHART

Pin			Function												
J/P	LH	DW													
1	1	1	<b>Xtal/Clock (I/P):</b> Input to the clock oscillator inverter. A 1.024 MHz Xtal input or externally derived clock is injected here. See Clock Mode pins and Figure 3.												
	2		N/C												
2	3	2	<b>Xtal (O/P):</b> The 1.024 MHz output of the clock oscillator inverter.												
3	4		N/C												
4	5	3	<b>Encoder Data Clock:</b> A logic I/O port. External encode clock input or internal data clock output. Clock frequency is dependent upon clock mode 1,2 inputs and xtal frequency (see Clock Mode pins).												
5	6	4	<b>Encoder Output:</b> The encoder digital output. This is a three-state output whose condition is set by the Data Enable and Powersave inputs, as shown below: <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Data Enable</th> <th>Powersave</th> <th>Encoder Output</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>Enabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>High Z (open circuit)</td> </tr> <tr> <td>1</td> <td>0</td> <td>V<sub>SS</sub></td> </tr> </tbody> </table>	Data Enable	Powersave	Encoder Output	1	1	Enabled	0	1	High Z (open circuit)	1	0	V <sub>SS</sub>
Data Enable	Powersave	Encoder Output													
1	1	Enabled													
0	1	High Z (open circuit)													
1	0	V <sub>SS</sub>													
6	7	--	<b>Encoder Force Idle:</b> When this pin is at a logical "0" the encoder is forced to an idle state and the encoder digital output is 0101, a perfect idle pattern. When this pin is a logical "1" the encoder encodes as normal. Internal 1MΩ pullup.												
7	8	5	<b>Data Enable:</b> Data is made available at the encoder output pin by control of this input. See Encoder Output pin. Internal 1 MΩ pullup.												
8	9		N/C												
9	10	6	<b>Bias:</b> Normally at V <sub>DD</sub> /2 bias, this pin should be externally decoupled by capacitor C <sub>4</sub> . Internally pulled to V <sub>SS</sub> when "Powersave" is a logical "0".												
10	11	7	<b>Encoder Input:</b> The analog signal input. Internally biased at V <sub>DD</sub> /2, this input requires an external coupling capacitor. The source impedance should be less than 100Ω. Output channel noise levels will improve with an even lower source impedance. See Figure 3.												
11	12	8	V <sub>SS</sub> : Negative Supply												
12	13		N/C												
13	14	9	<b>Decoder Output:</b> The recovered analog signal is output at this pin. It is the buffered output of a lowpass filter and requires external components. During "Powersave" this output is open circuit.												
14	15		N/C												
15	16	10	<b>Powersave:</b> A logic "0" at this pin puts most parts of the codec into a quiescent non-operational state. When at a logical "1", the codec operates normally. Internal 1 MΩ pullup.												
	17		N/C												
16	18	--	<b>Decoder Force Idle:</b> A logic "0" at this pin gates a 0101... pattern internally to the decoder so that the Decoder Output goes to V <sub>DD</sub> /2. When this pin is a logical "1" the decoder operates as normal. Internal 1MΩ pullup.												
17	19	11	<b>Decoder Input:</b> The received digital signal input. Internal 1 MΩ pullup.												
18	20	12	<b>Decoder Data Clock:</b> A logic I/O port. External decode clock input or internal data clock output, dependent upon clock mode 1,2 inputs. See Clock Mode pins.												
19	21	13	<b>Algorithm:</b> A logic "1" at this pin sets this device for a 3-bit companding algorithm. A logical "0" sets a 4-bit companding algorithm. Internal 1 MΩ pullup.												

Pin			Function
J/P	LH	DW	
20	22	14	<b>Clock Mode 2:</b> <b>Clock Mode 1:</b> Internal 1 MΩ Pullups.  Clock rates refer to $f = 1.024\text{MHz}$ Xtal/clock input. During internal operation the data clock frequencies are available at the ports for external circuit synchronization. Independent or common data rate inputs to Encode and Decode data clock ports may be employed in the External Clocks mode.
21	23	15	
22	24	16	$V_{DD}$ : Positive Supply. A single +5 volt power supply is required.

### CODEC INTEGRATION




Figure 2 - System Configuration Showing the MX609




Figure 3 - Recommended External Components

CODEC TIMING INFORMATION




Figure 4 - Codec Timing

Abbreviation	Description	Time
$t_{CH}$	Clock 1 pulse width	1.0 $\mu$ s min.
$t_{CL}$	Clock 0 pulse width	1.0 $\mu$ s min.
$t_{IR}$	Clock rise time	100ns typ.
$t_{IF}$	Clock fall time	100ns typ.
$t_{SU}$	Data set-up time	450ns max.
$t_H$	Data hold time	600ns min.
$t_{SU} + t_H$	Data true time	1.5 $\mu$ s typ.
$t_{PCO}$	Clock to output delay time	750ns typ.
$t_{DR}$	Data rise time	100ns typ.
$t_{DF}$	Data fall time	100ns typ.
	Xtal input frequency	1.024MHz

CODEC PERFORMANCE




Figure 5 - Typical Codec Frequency Response




Figure 6 - Typical S/N Ratio with Input Frequency

# MX609

## SPECIFICATIONS

### Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not suggested.

Supply Voltage	-0.3 to 7.0V
Input Voltage at any pin (ref $V_{SS}=0V$ )	-0.3 to ( $V_{DD} + 0.3V$ )
Sink/Source Current (Supply)	$\pm 30mA$
(Other Pins)	$\pm 20mA$
Total Device Dissipation (@ $T_{amb}=25^{\circ}C$ )	800mW max.
Derating	10 mW/ $^{\circ}C$
Operating Temperature	-30 $^{\circ}C$ to +70 $^{\circ}C$
Storage Temperature	-40 $^{\circ}C$ to +85 $^{\circ}C$

### Operating Limits

All devices were measured under the following conditions unless otherwise noted.

$$V_{DD} = 5.0V$$

$$\text{Audio Test Frequency} = 820Hz$$

$$T_{AMB} = 25^{\circ}C$$

$$\text{Sample Clock Rate} = 32 \text{ kb/sec}$$



$$\text{Xtal/Clock } f_o = 1.024MHz$$

$$\text{Audio level } 0dB \text{ ref } (0 \text{ dBm0}) = 489mVrms$$

Characteristics	See Note	Min.	Typ.	Max.	Unit
<b>Static Values</b>					
Supply Voltage	1	4.5	5.0	5.5	V
Supply Current (Enabled)		-	3.5	-	mA
Supply Current (Powersave)		-	500	-	$\mu A$
Input Logic "1"		3.5	-	-	V
Input Logic "0"		-	-	1.5	V
Output Logic "1"		4.0	-	-	V
Output Logic "0"		-	-	1.0	V
Digital Input Impedance					
Logic I/O Pins		-	10	-	M $\Omega$
Logic Input Pins, Pullup Resistor	2	300	-	-	k $\Omega$
Digital Output Impedance		-	4	-	k $\Omega$
Analog Input Impedance		-	100	-	k $\Omega$
Analog Output Impedance	6	-	800	-	$\Omega$
Three State Output Leakage		-	$\pm 4$	-	$\mu A$
Insertion Loss	2	-	0	-	dB
<b>Dynamic Values</b>					
1					
<u>Encoder:</u>					
Analog Signal Input Levels	6	-30	-	+8	dB
Principal Integrator Frequency		-	275	-	Hz
Encoder Passband		-	3400	-	Hz
Comand Time Constant		-	4	-	ms
<u>Decoder:</u>					
Analog Signal Output Levels	6	-30	0	+8	dB
Decoder Passband	3	-	3400	-	Hz
<u>Encoder Decoder (Full Codec):</u>					
Passband		300	-	3400	Hz
Stopband		6	-	10	KHz
Stopband Attenuation		-	60	-	dB
Passband Gain		-	0	-	dB
Passband Ripple		-3	-	+3	dB
Output Noise (Input Short Circuit)		-	-60	-	dB
Perfect Idle Channel Noise (Encode Forced)	7	-	-63	-	dB
Group Delay Distortion	4				
(1000Hz-2600Hz)		-	-	450	$\mu s$
(600Hz-2800Hz)		-	-	750	$\mu s$
(500Hz-3000Hz)		-	-	1.5	ms
Xtal/Clock Frequency		500	1024	1500	kHz

### NOTES:

1. Dynamic characteristics specified at 5V only.
2. All logic inputs except Encoder and Decoder Data Clocks.
3. With passband gain of  $\pm 1dB$ .
4. Group Delay Distortion for the full codec is relative to the delay with an 820Hz, -20dB signal at the encoder input.
5. Relative Timings are shown in Figure 4.
6. Recommended values.
7. Forced Idle Encode/Decode not available on DW package.



## Package Outline

The MX609 packages available are shown below. Pin 1 is indicated by an indent spot. Pins number counter-clockwise when viewed from the top.

## Handling Precautions

The MX609 is a CMOS LSI circuit which includes input protection. However, precautions should be taken to prevent static discharges which may cause damage.

