

MIC8030

High-Voltage Display Driver

General Description

The MIC8030 is a CMOS high voltage liquid crystal display driver. Up to 38 segments can be driven from four CMOS level inputs (CLOCK, DATA IN, LOAD and CHIP SELECT). The MIC8030 is rated at 50V. Data is loaded serially into a shift register, and transferred to latches which hold the data until new data is received.

The backplane can be driven from external source, or the internal oscillator can be used. If the internal oscillator is used, the frequency of the backplane will be determined by an external resistor and capacitor. The oscillator need not be used if a DC output is desired.


Features

- High Voltage Outputs capable of a driving up to 100 volt outputs from 5 to 15 volt logic
- Drives 30, 32, or 38 segments
- Cascadable
- · On chip Oscillator or External Backplane Input
- CMOS construction for wide supply range and low power consumption
- Schmitt Triggers on all inputs
- · CMOS, PMOS, and NMOS compatible

Applications

- Dichroic and Standard Liquid Crystal Displays
- Flat Panel Displays
- Print Head Drives
- Vacuum Fluorescent Displays

Functional Diagram




Ordering Information

Part Number	Temperature Range	Package	
MIC8030-01AEB	−55°C to +125°C	44-lead Cer Quad	
MIC8030-01CV	0°C to +70°C	44-pin PLCC	
MIC8030-02CN	0°C to +70°C	48-pin Plastic DIP	


^{*} AEB indicates units screened to MIL-STD 883, Method 5004, condition B, and burned-in for 1-week.

8-16 1997

Pin Configuration 44-Pin Cer Quad - E 44-Pin LCC -L 44-Pin PLCC -V



Pin Configuration 48-Pin Plastic DIP - N



Functional Description

With CHIP SELECT tied low, serial data is clocked into the shift register at each falling edge of the CLOCK input. Pulling LOAD high will cause a parallel loading of the shift register contents into the latches. If load is left high, the latches are transparent.

A logic "1" clocked into the shift register corresponds to that segment being on, and that segment is out of phase with the backplane.

The backplane may be externally driven or the internal oscillator can be used. If LCD ϕ is externally driven, the backplane will be in phase with the input; LCD ϕ OPT is not connected. The internal oscillator is used by shorting LCD ϕ OPT to LCD ϕ , connecting a capacitor to ground, and a resistor to V_{CC}. The frequency of the backplane will be 1/256 of the input frequency, and is given as: f = 10/[R(C + .0002)] at V_{DD} = 5V, R in k Ω , C in μ F.


Example: $R = 150 \text{ k}\Omega$, C = 420 pF: f = 108 Hz

For displays with more than 38 segments, two or more MIC8030 may be cascaded by connecting DATA OUT of the previous stage with DATA IN of the next stage; CLOCK, LOAD and CHIP SELECT of all following stages should be tied to the control lines of the first MIC8030/MIC8031. The backplane output of the first stage should be tied to LCD φ of all following stages, the LCD φ OPT must be left unconnected on those stages. If the internal oscillator is used, and VBB > 50V then an external 330 k Ω resistor must be used between the BACKPLANE of the first stage and LCD φ of all following stages.

Packaging options available include DATA OUT 30, 32 or 38 with the corresponding number of segments, and the availability of LCDφ OPT. Types of packages include plastic and ceramic DIPs, surface mount packages, plastic and ceramic Leadless Chip Carriers and custom packaging.


1997 8-17

Internal Oscillator Circuit




Typical Application

External Oscillator



Internal Oscillator



*Required if using MIC8031 with $V_{BB} > 50V$.

8-18 1997

Absolute Maximum Ratings

 $\begin{array}{ccc} V_{CC} & & 18V \\ V_{BB} \ (MIC8030) & & 75V \\ Inputs \ (CLK, \ DATA \ IN, \ LOAD, \ \overline{CS}) & -0.5V \ to \ 18V \\ Inputs \ (LCD0) & -0.5V \ to \ 50V \\ Storage \ Temperature & -65^{\circ}C \ to +150^{\circ}C \\ Operating \ Temperature & -55^{\circ}C \ to +125^{\circ}C \end{array}$

Maximum Current into and out of

any segment 20 mA

Maximum Power Dissipation,

any segment 50 mW Maximum Total power dissipation 600 mW

$\textbf{DC Electrical Characteristics:} \quad V_{CC} = 5 \text{V}, \ V_{SS} = 0 \text{V}, \ V_{BB} = 50 \text{V} \ (\text{MIC3830}), \ V_{BB} = 100 \text{V} \ (\text{MIC3831}), \ V_{BB} = 100 \text{V} \ (\text{MIC$

 $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C,$ unless otherwise noted.

Symbol	Parameter Test Conditions		Min	Тур	Max	Units	
POWER SU	JPPLY		•				
V _{CC}	Logic Supply Voltage	MIC8030	4.5	5	5.5	V	
V _{CC}	Logic Supply Voltage	MIC8031	4.5	5	16.5	V	
V_{BB}	Display Supply Voltage	MIC8030	20	35	50	V	
V_{BB}	Display Supply Voltage	MIC8031	20	35	100	V	
Icc	Supply Current (external oscillator)	Note 1		35	250	μΑ	
	Supply Current (internal oscillator)	Note 1	35		250		
I _{BB}	Display Driver Current	F _{BP} = 100Hz No Loads		7	100	μΑ	
I _{BB}	Display Driver Current	MIC8031, V _{BB} = 100V		20	200	μΑ	
INPUTS (CI	LK, DATA IN, LOAD, $\overline{\text{CS}}$)						
V _{IH}	Input High Level		V _{CC} - 1.5	V _{CC} - 1.8	V _{CC}	V	
V _{IL}	Input Low Level		0	2.5	2.0	V	
IL	Input Leakage Current			<1	5	μΑ	
C _I	Input Capacitance	Note 2		5	10	pF	
INPUT LCD	00						
V _{IH}	LCD0 Input High Level	Externally driven	0.9V _{CC}	V _{CC}	50	V	
V _{IL}	LCD0 Input Low Level	Externally driven	-0.5V	0	0.1V _{CC}	V	
I _{LCD0}	LCD0 Leakage Current	V _{LCD0} = 15V		2	10	μА	
I _{LCD0}	LCD0 Leakage Current	V _{LCD0} = 35V		6	100	μА	
I _{LCD0}	LCD0 Leakage Current	V _{LCD0} = 50V			1	mA	
CAPACITA	NCE LOADS (TYPICAL)	•					
C _{LSEG}	Segment Output	FBP < 100Hz			100	pF	
C _{LBP}	Backplane Output	FBP < 100Hz			4000	pF	
V _{OAVG}	DC Bias (Average) Any Segment	FBP < 100Hz, Note 2			+25	mV	
OUTPUT TO	O BACKPLANE						
R _{SEG}	Segment Output Impedance	I _L = 100μΑ		1.4	10	kΩ	
R _{BP}	Backplane Output Impedance	I _L = 100μΑ		170	312	Ω	
R _{DATA OUT}	Data Out Output Impedance	I _L = 100μA		1.8	3	kΩ	

Note 1: CMOS input levels. No loads.


Note 2: Guaranteed by design but not tested on a production basis.

1997 8-19

AC Electrical Characteristics: $V_{CC} = 5V$, $V_{SS} = 0V$, $V_{BB} = 50V$, $-55^{\circ}C \le T_A \le +125^{\circ}C$

Symbol	Parameter	Min	Тур	Max	Units
tcyc	Cycle Time	500			ns
t _{OL} , tOH	Clock Pulse Width low/high	250			ns
t _r , t _f	Clock rise/fall			1	μs
t _{DS}	Data In Setup	100			ns
t _{CSC}	CS Setup to Clock	100			ns
t _{DH}	Data Hold	10			ns
t _{CCS}	CS Hold	220			ns
t _{CL}	Load Pulse Setup	250			ns
t _{LCS}	CS Hold (rising load to rising CS)	200			ns
t _{LW}	Load Pulse Width	300			ns
t _{LC}	Load Pulse Delay (falling load to falling clock)	0			ns
t _{CDO}	Data Out Valid from Clock			220	ns
t _{CSL}	CS Setup to LOAD	0			ns
F _{BP}	Backplane Frequency	50	100	2000	Hz

Timing Diagram



^{*} The $\overline{X\Sigma}$ high-to-low transition will generate a clock pulse.

Logic Truth Table

Data In	Clock	Chip Select	Load	Q _{1(SR)}	Q _{N(SR)}	Q _{N(DRIVER)}
Х	Х	1	Х	NC	NC	Q _{N(L)}
0	1	0	0	NC	NC	Q _{N(L)}
0	1	0	1	NC	NC	Q _{N(L)}
0	\downarrow	0	0	0	Q _N - 1→Q _N	Q _{N(L)}
0	\downarrow	0	1	0	Q_N - 1 \rightarrow Q_N	Q _{N(SR)}
1	1	0	0	NC	NC	Q _{N(L)}
1	1	0	1	NC	NC	Q _{N(L)}
1	\downarrow	0	0	1	Q _N - 1→Q _N	Q _{N(L)}
1	\downarrow	0	1	1	Q _N - 1→Q _N	Q _{N(SR)}

 $[\]uparrow$ = Rising Edge, \downarrow = Falling Edge

8-20 1997