

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4557B
LSI
**1-to-64 bit variable length shift
register**

Product specification
File under Integrated Circuits, IC04

January 1995

1-to-64 bit variable length shift register

HEF4557B
LSI

1-to-64 BIT VARIABLE LENGTH SHIFT REGISTER

The HEF4557B is a static clocked serial shift register whose length may be programmed to be any number of bits between 1 and 64. The number of bits selected is equal to the sum of the subscripts of the enabled length control inputs (L_1 , L_2 , L_4 , L_8 , L_{16} and L_{32}) plus one. Serial data may be selected from the D_A or D_B data inputs with the A/\bar{B} select input. This feature is useful for recirculation purposes. Information on D_A or D_B is shifted into the first register position and all the data in the register is shifted one position to the right on the LOW to HIGH transition of CP_0 while \bar{CP}_1 is LOW or on the HIGH to LOW transition of \bar{CP}_1 while CP_0 is HIGH. A HIGH on master reset (MR) resets the register and forces O to LOW and \bar{O} to HIGH, independent of the other inputs.




Fig. 1 Functional diagram.

7Z72875.2




Fig. 2 Pinning diagram.

7Z72876.1

PINNING

- D_A , D_B data inputs
- A/\bar{B} select data input
- CP_0 clock input
- \bar{CP}_1 clock enable input
- MR asynchronous master reset
- L_1 to L_{32} bit-length control inputs
- O , \bar{O} buffered outputs

HEF4557BP(N): 16-lead DIL; plastic
(SOT38-1)

HEF4557BD(F): 16-lead DIL; ceramic (cerdip)
(SOT74)

HEF4557BT(D): 16-lead SO; plastic
(SOT109-1)

(): Package Designator North America

FAMILY DATA

 I_{DD} LIMITS category LSI

} see Family Specifications

1-to-64 bit variable length shift register


HEF4557B
LSI

Fig. 3 Logic diagram.

1-to-64 bit variable length shift register

HEF4557B
LSI

FUNCTION TABLE

inputs						output
MR	A/ \bar{B}	D _A	D _B	C _{P0}	\bar{C}_{P1}	O *
L	L	D ₁	D ₂	/	L	D ₂
L	H	D ₁	D ₂	/	L	D ₁
L	L	D ₁	D ₂	H	\	D ₂
L	H	D ₁	D ₂	H	\	D ₁
H	X	X	X	X	X	L

H = HIGH state (the more positive voltage)
 L = LOW state (the less positive voltage)
 X = state is immaterial
 / = positive-going transition
 \ = negative-going transition
 D_n = either HIGH or LOW

- * The moment D_n appears at O depends on the bit-length shown in the table below.

BIT-LENGTH SELECT FUNCTION TABLE

L ₃₂	L ₁₆	L ₈	L ₄	L ₂	L ₁	register length
L	L	L	L	L	L	1-bit
L	L	L	L	L	H	2-bits
L	L	L	L	H	L	3-bits
L	L	L	L	H	H	4-bits
L	L	L	H	L	L	5-bits
L	L	L	H	L	H	6-bits
L	L	L	H	H	L	7-bits
L	L	L	H	H	H	8-bits
↓	↓	↓	↓	↓	↓	↓
L	H	H	H	H	H	32-bits
H	L	L	L	L	L	33-bits
H	L	L	L	L	H	34-bits
↓	↓	↓	↓	↓	↓	↓
H	H	H	H	L	L	61-bits
H	H	H	H	L	H	62-bits
H	H	H	H	H	L	63-bits
H	H	H	H	H	H	64-bits

A.C. CHARACTERISTICS

V_{SS} = 0 V; T_{amb} = 25 °C; input transition times ≤ 20 ns

		V _{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)		5	3 500 f _i + Σ(f _o C _L) × V _{DD} ²	f _i = input freq. (MHz)
		10	15 000 f _i + Σ(f _o C _L) × V _{DD} ²	f _o = output freq. (MHz)
		15	37 000 f _i + Σ(f _o C _L) × V _{DD} ²	C _L = load capacitance (pF) $\Sigma(f_o C_L) =$ sum of outputs V _{DD} = supply voltage (V)

1-to-64 bit variable length shift register

HEF4557B
LSI

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	typ.	max.	typical extrapolation formula
Propagation delays					
$CP_0, \bar{CP}_1 \rightarrow O, \bar{O}$	5		240	480	ns
HIGH to LOW	10	t _{PHL}	90	180	ns
	15		65	130	ns
	5		240	480	ns
LOW to HIGH	10	t _{PLH}	90	180	ns
	15		65	130	ns
$MR \rightarrow O$	5		170	340	ns
HIGH to LOW	10	t _{PHL}	80	160	ns
	15		60	120	ns
$MR \rightarrow \bar{O}$	5		140	280	ns
LOW to HIGH	10	t _{PLH}	70	140	ns
	15		55	110	ns
Output transition times	5		60	120	ns
HIGH to LOW	10	t _{THL}	30	60	ns
	15		20	40	ns
	5		60	120	ns
LOW to HIGH	10	t _{TLH}	30	60	ns
	15		20	40	ns

Interpolation table (see note next page)

length control inputs						minimum number of bits selected	set-up, hold, recovery times
L ₁	L ₂	L ₄	L ₈	L ₁₆	L ₃₂		
L	L	L	L	L	L	1	specified
H	L	L	L	L	L	2	
X	H	L	L	L	L	3	
X	X	H	L	L	L	5	six equal steps
X	X	X	H	L	L	9	
X	X	X	X	H	L	17	
X	X	X	X	X	H	33	specified

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

1-to-64 bit variable length shift register

HEF4557B
LSI

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$; see also waveforms Fig. 4

	V_{DD} V	symbol	min.	typ.	
Minimum clock pulse width; LOW for CP_0 or HIGH for CP_1	5 10 15	t_{WCPL} or t_{WCPH}	180 60 40	90 30 20	ns ns ns
Minimum reset pulse width; HIGH	5 10 15	t_{WMRH}	150 70 50	75 35 25	ns ns ns
Set-up times $D_A, D_B, A/\bar{B} \rightarrow CP_0,$ CP_1 $L_1 \text{ to } L_{32} = \text{LOW}$	5 10 15	t_{su}	360 140 90	180 70 45	ns ns ns
$L_{32} = \text{HIGH}$	5 10 15	t_{su}	40 35 30	-20 -10 -5	ns ns ns
Hold times $D_A, D_B, A/\bar{B} \rightarrow CP_0,$ CP_1 $L_1 \text{ to } L_{32} = \text{LOW}$	5 10 15	t_{hold}	-40 -10 0	-110 -45 -30	ns ns ns
$L_{32} = \text{HIGH}$	5 10 15	t_{hold}	90 60 50	30 20 15	ns ns ns
Recovery times for MR $L_1 \text{ to } L_{32} = \text{LOW}$	5 10 15	t_{RMR}	500 250 150	250 125 75	ns ns ns
$L_{32} = \text{HIGH}$	5 10 15	t_{RMR}	110 70 60	50 30 25	ns ns ns
Minimum clock pulse frequency	5 10 15	f_{max}	2,5 7 10	5 14 20	MHz MHz MHz

see note

Note

The set-up, hold and recovery times vary with the minimum number of bits selected. For other values as specified one may interpolate as shown in the table (see previous page).

1-to-64 bit variable length shift register


HEF4557B
LSI

Fig. 4 Waveforms showing recovery time for MR and minimum CP₀, CP₁ and MR pulse widths, set-up and hold times for D_A, D_B and A/̄B to CP₀ and CP₁. Set-up and hold times are shown as positive values but may be specified as negative values.