
INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC04 January 1995




HEF4094B MSI

8-STAGE SHIFT-AND-STORE BUS REGISTER

The HEF4094B is an 8-stage serial shift register having a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs O_0 to O_7 . The parallel outputs may be connected directly to common bus lines. Data is shifted on positive-going clock transitions. The data in each shift register stage is transferred to the storage register when the strobe (STR) input is HIGH. Data in the storage register appears at the outputs whenever the output enable (EO) signal is HIGH.

Two serial outputs (O_s and O'_s) are available for cascading a number of HEF4094B devices. Data is available at O_s on positive-going clock edges to allow high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information is available at O'_s on the next negative-going clock edge and provides cascading HEF4094B devices when the clock rise time is slow.



PINNING

D	data input	EO	output enable input
СР	clock input	0 _s , 0' _s	serial outputs
STR	strobe input	0 ₀ to 0 ₇	parallel outputs

FAMILY DATA


see Family Specifications

IDD LIMITS category MSI

January 1995

HEF4094B MSI

8-stage shift-and-store bus register



HEF4094B MSI

FUNCTION TABLE

inputs			parallel	outputs	serial outputs		
СР	EO	STR	D	0 ₀	0 _n	0 _s	O's
∫ ↓ ∫ ↓ ↓ ↓	L L H H H H	ХХГНН	X X X L H H	Z Z L H nc	Z Z nc On-1 On-1 nc	0,6 nc,6 0,6 0,6 nc	nc O7 nc nc nc O7

H = HIGH state (the more positive voltage)

- L = LOW state (the less positive voltage)
- X = state is immaterial
- f = positive-going transition
- λ = negative-going transition
- Z = high impedance off state
- nc = no change
- O_6' = the information in the seventh shift register stage

At the positive clock edge the information in the 7th register stage is transferred to the 8th register stage and the O_s output.

A.C. CHARACTERISTICS

 $V_{SS} = 0 V$; $T_{amb} = 25$ °C; input transition times ≤ 20 ns

	V _{DD} V	typical formula for P (μ W)	where $f_i = input freq. (MHz)$
Dynamic power dissipation per package (P)	5 10 15	$\begin{array}{c} 2100 \; f_{i} + \Sigma(f_{o}C_{L}) \times V_{DD}^{2} \\ 9700 \; f_{i} + \Sigma(f_{o}C_{L}) \times V_{DD}^{2} \\ 26\;000 \; f_{i} + \Sigma(f_{o}C_{L}) \times V_{DD}^{2} \end{array}$	$f_o =$ output freq. (MHz) $C_L =$ load capacitance (pF) $\Sigma(f_oC_L) =$ sum of outputs $V_{DD} =$ supply voltage (V)

HEF4094B MSI

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}; \text{ T}_{amb} = 25 \text{ }^{o}\text{C}; \text{ C}_{L} = 50 \text{ pF}; \text{ input transition times} \leq 20 \text{ ns}$

	V _{DD} V	symbol	typ.	max.		typical extrapolation formula
Propagation delays CP — O _s HIGH to LOW	5 10 15	tPHL	135 65 50	270 130 100	ns ns ns	108 ns + (0,55 ns/pF) CL 54 ns + (0,23 ns/pF) CL 42 ns + (0,16 ns/pF) CL
LOW to HIGH	5 10 15	^t PLH	105 50 40	210 100 80	ns ns ns	78 ns + (0,55 ns/pF) C _L 39 ns + (0,23 ns/pF) C _L 32 ns + (0,16 ns/pF) C _L
CP → O's HIGH to LOW	5 10 15	^t PHL	105 50 40	210 100 80	ns ns ns	78 ns + (0,55 ns/pF) C _L 39 ns + (0,23 ns/pF) C _L 32 ns + (0,16 ns/pF) C _L
LOW to HIGH	5 10 15	^t PLH	105 50 40	210 100 80	ns ns ns	78 ns + (0,55 ns/pF) C _L 39 ns + (0,23 ns/pF) C _L 32 ns + (0,16 ns/pF) C _L
CP → O _n HIGH to LOW	5 10 15	^t PHL	165 75 55	330 150 110	ns ns ns	138 ns + (0,55 ns/pF) CL 64 ns + (0,23 ns/pF) CL 47 ns + (0,16 ns/pF) CL
LOW to HIGH	5 10 15	^t PLH	150 70 55	300 140 110	ns ns ns	123 ns + (0,55 ns/pF) C _L 59 ns + (0,23 ns/pF) C _L 47 ns + (0,16 ns/pF) C _L
STR ─► O _n HIGH to LOW	5 10 15	^t PHL	110 50 35	220 100 70	ns ns ns	83 ns + (0,55 ns/pF) CL 39 ns + (0,23 ns/pF) CL 27 ns + (0,16 ns/pF) CL
LOW to HIGH	5 10 15	^t PLH	100 45 35	200 90 70	ns ns ns	73 ns + (0,55 ns/pF) CL 34 ns + (0,23 ns/pF) CL 27 ns + (0,16 ns/pF) CL
Output transition times HIGH to LOW	5 10 15	^t THL	60 30 20	120 60 40	ns ns ns	10 ns + (1,0 ns/pF) CL 9 ns + (0,42 ns/pF) CL 6 ns + (0,28 ns/pF) CL
LOW to HIGH	5 10 15	^t TLH	60 30 20	120 60 40	ns ns ns	10 ns + (1,0 ns/pF) CL 9 ns + (0,42 ns/pF) CL 6 ns + (0,28 ns/pF) CL

HEF4094B MSI


A.C. CHARACTERISTICS


 $V_{\mbox{\scriptsize SS}}$ = 0 V; $T_{\mbox{\scriptsize amb}}$ = 25 °C; $C_{\mbox{\scriptsize L}}$ = 50 pF; input transition times \leqslant 20 ns

	V _{DD} V	symbol	min.	typ.	max.			
3-state propagation delays								
Output enable times EO — O _n HIGH	5 10 15	^t PZH		40 25 20	80 50 40	ns ns ns		
LOW	5 10 15	^t PZL		40 25 20	80 50 40	ns ns ns		
Output disable times EO O _n HIGH	5 10 15	^t PHZ		75 40 30	150 80 60	ns ns ns		
LOW	5 10 15	^t PLZ		80 40 30	160 80 60	ns ns ns		
Minimum clock pulse width LOW	5 10 15	^t WCPL	60 30 24	30 15 12		ns ns ns		
Minimum strobe pulse width HIGH	5 10 15	^t wstrh	40 30 24	20 15 12		ns ns ns		
Set-up times D CP	5 10 15	t _{su}	60 20 15	30 10 5		ns ns ns		
Hold times D — CP	5 10 15	^t hold	5 20 20	-15 5 5		ns ns ns		
Maximum clock pulse frequency	5 10 15	f _{max}	5 11 14	10 22 28		MHz MHz MHz		

HEF4094B

8-stage shift-and-store bus register





HEF4094B MSI

APPLICATION INFORMATION

Some examples of applications for the HEF4094B are:

- Serial-to-parallel data conversion
- Remote control holding register




Fig. 5 Remote control holding register.